



Sheet 1 of 1

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 7-80) PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary) DATE MAILED: <u>January 20, 2003</u>	ATTY. DOCKET NO. <u>010186</u>	SERIAL NO. <u>09/943,888</u>
	APPLICANT <u>K. Manetakis</u>	
	FILING DATE <u>August 30, 2001</u>	GROUP <u>2811 2819</u>

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	Ref No	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPRO- PRIATE
	A1						
	A2						
	A3						
	A4						
	A5						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	Ref No	DOCUMENT NUMBER	DATE	COUNTRY	NAME	CLASS	SUB CLASS
<i>Lg</i>	B1	0 3 0 9 0 6 3	09/22/88	Europe	N.V. Philips	H03F	3/30
<i>Lg</i>	B2	0 4 7 5 5 0 7	09/03/91	Europe	N.V. Philips	H03F	3/30
<i>Lg</i>	B3	0 7 9 7 2 9 5	09/27/97	Europe	Motorola, Inc.	H03F	3/30
	B4						
	B5						
	B6						

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)

	C1	
	C2	
EXAMINER <i>William J. Gage</i>	DATE CONSIDERED <u>9/24/05</u>	
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.		

RECEIVED
JAN 29 2003
TEC
INNOVATION CENTER 2800

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE
(REV. 7-80) PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
010186SERIAL NO.
09/943,888INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
(Use several sheets if necessary)APPLICANT
K. ManetakisFILING DATE
August 30, 2001GROUP
2819DATE MAILED: May 23, 2003

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	Ref No	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPRO- PRIATE
	A1						
	A2						
	A3						
	A4						
	A5						
	A6						
	A7						
	A8						
	A9						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	Ref No	DOCUMENT NUMBER	DATE	COUNTRY	NAME	CLASS	SUB CLASS
	B1						
	B2						
	B3						

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)

<i>de</i>	C1	Eric Vittoz, "Analog VLSI Signal Processing: Why, Where and How?", Journal of VLSI Signal Processing, Vol. 8, pps 27-44 and Analog Integrated Circuits and Signal Processing, pps 27-44, July 1994
<i>L</i>	C2	Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE Trans. Analog Integrated Circuits and Systems, vol E00-A, No. 2, February 2000
	C3	
EXAMINER <i>[Signature]</i>		DATE CONSIDERED <i>9/24/05</i>
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.		